The inverter is one of the most fundamental building blocks of digital logic, and it can be used as the foundation for understanding more complex logic gates and circuits. This paper presents the characteristics of an inverter circuit using a ferroelectric field-effect transistor. The voltage transfer characteristics are analyzed with respect to varying parameters such as supply voltage, input voltage, and load resistance. The effects of the ferroelectric layer between the gate and semiconductor are examined, and comparisons are made between the inverters using ferroelectric transistors and those using traditional MOSFETs.
Introduction
The usage of ferroelectric transistors in digital circuits has typically been limited to memory applications. However, this paper investigates the usage of the FeFET in a digital logic inverter circuit. The similarities and differences of this type of circuit and one based on a MOSFET are presented. The output voltage is examined in response to the application, or removal, of a particular input voltage, as well as due to the effects of the supply voltage and load resistance.
Test Circuit
A resistive-load inverter circuit was set up for these testing procedures, as shown in Fig. 1 . The circuit was essentially identical to the basic resistive-load inverter [1] , except that an FeFET was used rather than a MOSFET. The FeFETs were provided by Joe Evans at Radiance Technologies, Inc. in Albuquerque, New Mexico. The transistor contains a 100 nm Ti layer, 200 nm Pt bottom gate electrode, 300 nm PZT ferroelectric layer, and 40 nm In 2 O 3 film, as described in [2] . The channel is 400 um wide and 4 um long. Further information about the transistors can be found in [2] and [3] . The key parameters that were varied in the test circuit were the supply voltage (V DD ), input voltage signal and dc voltage offset (V in ), and load resistance (R L ). For typical tests, the input signal frequency, if a function generator was used, was left at 100 Hz or 1 kHz, as it was found that the frequency had little or no effect on the voltage levels of the output. When a function generator was used, only square wave inputs were considered. All tests were performed at room temperature.
Measured Data
The first step in analyzing the ferroelectric transistor inverter circuit was to ensure that the transistor could indeed function as an inverter. The supply voltage, input voltage, and load resistance were varied to determine optimal configurations. Figure 2 provides a small sample of the data taken, with each data series identified by a unique V DD and R L value.
Higher load resistances yielded near-zero voltage levels for the low-level output, but also resulted in decreased high-level output voltages as well. Optimal configurations for true inverter behavior were found to be those using V DD = 4 V and R L = 10 kOhm or R L = 15 kOhm. As displayed in Fig. 3 , the circuit clearly functioned as an inverter, recognizing voltages less than approximately 1 V as a logic low input and voltages greater than approximately 2.5 V as a logic high input.
With evidence showing our circuit operating as a functional inverter, it was important to investigate the effects of the unique characteristics of the ferroelectric layer in the transistor. One such effect is the hysteresis effect, showing that providing an input to the circuit can produce different outputs, depending on what the previous inputs were.
For this particular circuit configuration, the supply voltage was 4 V, the load resistance was 10 kOhm, and the input signal was a square wave with a 1 V magnitude. The input was varied by adjusting the voltage offset to provide an input range of -5 V to 8 V in 1 V
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[303]/125 increments. Measurements began with an input voltage of -5 V to -4 V, increasing in 1 V increments until reaching 7 V to 8 V, and then decreasing back to the initial input voltage signal. Due to the polarization of the transistor, the V OH and V OL values remained higher when decreasing the input voltage offset. A hysteresis loop is found to be present in Fig. 4 and Fig. 5 . In Fig. 6 , the dotted line signifying the "Active Mode" data corresponds to measurements taken after a certain input voltage was applied to the circuit. The "Remnant Mode" data corresponds to measurements taken after that particular input voltage was removed. In this case, there was a distinct change in behavior of the circuit when the input voltage transitioned from being negative to positive. Positive input voltages resulted in true inverter behavior, where negative input voltages seemed to demonstrate the opposite behavior.
A simple test was conducted where the transistor was negatively polarized before testing an input signal and then positively polarized before using the same input again.
As one can see from Table 1 , following the negative polarization input, an input pulse showed inverter-like behavior, though not ideal since V OH = 2.3 V was low in relation to V DD = 4 V. However, following the positive polarization input, a small input pulse showed V OH and V OL at near-equal logic-high voltage levels. To achieve these polarizations and not have them disrupted by the adjustment of the input signal, the function generator was disconnected from the circuit immediately after polarization, and reconnected after it was configured for the actual input pulse.
Further investigation into the effect of polarization showed inverter behavior when negative voltages are connected to the input of the circuit. In Fig. 7 , an input signal ranging from a negative voltage to 0 V was used, showing that V OH remained consistent, regardless of the input voltage, with V OL becoming more accurate with more negative input voltages. Figure 8 shows results similar to Fig. 7 , except that input voltages had a magnitude of 5V at various offsets.
Analysis
The initial data collected verifies that, like a traditional MOSFET, the FeFET can be successfully used as a logic inverter. For dc input voltages, the transistor behaves as expected, successfully inverting the input to provide a high output voltage for a low input voltage and a low output for a high input. For general usage of the inverter, the best results were obtained when V DD = 4 V and R L = 10 kOhm or 15 kOhm. Also, it is observed that using an input voltage equal to the supply voltage is an ideal setup, but other voltages were used in these experiments just to have a better view of the behavior of the circuit. The plots in Fig. 2 show that using a low resistance allows for a better value of V OH , but V OL is also increased. If the resistance is increased too much, V OH will be degraded, even though V OL will be much closer to 0. Therefore, a resistance of 10 kOhm to 15 kOhm provides enough flexibility for both values to fall into a reasonable range. Even with a resistance that allows for a V OL low enough to show a distinct low-logic level, the V OL value is still higher than desired, as a more practical CMOS inverter would have a V OL of essentially 0 V [1] . Contrary to the normal inverter behavior shown when using dc voltages, using square wave inputs with negative voltage levels results in better inverter behavior than using positive voltages. Figures 7 and 8 clearly show that, while V OH is consistent across the range of provided input voltages, V OL is too high unless the input is more negative. For example, V OL drops below 0.5 V as the input drops to -4 V and -5 V.
One notable observation to be made is the change in behavior of the transistor as the inputs change from negative to positive, or vice versa. Similar studies [4] have investigated the effects of active and remnant mode voltages on FeFET-based inverter models and shown that they can produce circuits where negative inputs result in an inverting circuit and positive inputs do not result in inversion. With the resistive-load inverter used in these experiments, Fig. 6 is a useful example of how the input range over both negative and positive voltages changes the response of the circuit, even though it shows inversion taking place at positive input voltages rather than negative voltages.
Perhaps most importantly, the hysteresis effect due to the ferroelectric layer was observed in this circuit. This effect is often found when measuring the drain current due to a range of increasing and decreasing input voltages [5] , but it can also been seen in the measurements of the V OH and V OL voltage levels, in Figs. 4 and 5, while altering the input voltage range. This demonstrates the capability of the transistor to retain previous outputs and affect future outputs. A magnitude of 1 V was used for the input voltage since, while this may not reflect typical usage of an inverter, it provided a method of monitoring a large range of inputs. Both V OL and V OH show that after the input has reached the highest value and begins decreasing, the output remains higher and even continues to increase until reaching the lowest input voltage and completing the loop.
Conclusion
The ferroelectric transistor can function as an inverter in the same manner as a traditional MOSFET. However, the addition of the ferroelectric layer in the transistor gives it the ability to function with interesting characteristics. The collected data leads to the conclusion that negative input voltages or polarization of the transistor results in a reliable inverter. Furthermore, the findings indicate that the behavior of the circuit changes depending on the polarity, and may be altered just by changing the input signal. Future research from this could focus on the application of the ferroelectric transistor in reconfigurable logic circuits.
